LiveDesign monitoring of FPGA device pins, with pin status being displayed on the routed PCB