Connection Matrix Options for a Project in Altium Designer | Altium Designer 20.0 マニュアル

Created: December 19, 2019 | Updated: December 20, 2019

現在、バージョン 20.0 をご覧頂いています。最新情報については、バージョン 21 のをご覧ください。

The Connection Matrix tab of the Project Options dialog

Summary

This tab of the Project Options dialog delivers a matrix providing a mechanism to establish connectivity rules between component pins and net identifiers, such as Ports and Sheet Entries. It defines the logical or electrical conditions that are to be reported as warnings or errors. For example, an output pin connected to another output pin would normally be regarded as an error condition, but two connected passive pins would not.

When the project is validated, these violation settings will be used (in conjunction with the defined settings on the Error Reporting tab) to test the source documents for violations. Any violations that are found and have a report level of Warning, Error, or Fatal Error will be displayed as violation messages in the Messages panel. In addition, if compiler errors and warnings are enabled for display on the schematic (enabled on the Schematic - Compiler page of the Preferences dialog), an offending object will display a colored squiggle beneath it.

Validation of a project is performed using the Validate Project command - available for the active project from the main Project menu, or from the right-click context menu for a project from the Projects panel.

While reported violations in the Messages panel indicate the source as being Altium Designer's Compiler, compilation itself is not being performed - only validation. The design connectivity model is incrementally updated automatically after each user operation through dynamic compilation. When running the Validate Project command, the Compiler is purely performing validation of the Dynamic Data Model (DDM) against the settings defined for error reporting in this tab of the Project Options dialog.

For a comprehensive reference describing each of the possible electrical and drafting violations that can exist on source documents when validating a project, refer to the Project Compiler Violations Reference.

Access

This is one of multiple tabs available when configuring the options for a project accessed from within the Project Options dialog. To access this dialog:

Click Project » Project Options in the Schematic or PCB Editor.
Right-click on the Project entry on the Projects panel then click Project Options from the context menu.

Options/Controls

Connection Matrix

The matrix presents all possible wiring connection checks between combinations of pins, ports, and sheet entries, as well as testing for unconnected entities. The matrix is read in an across/down fashion and the color of the matrix element at the row-column intersection specifies how the Compiler will respond when testing for that particular condition.

To change the reporting mode for a violation check in the matrix, click on the colored square where the row and column of two entities intersect. Each time you click, the mode will move to the next report level. The following levels are supported:

No Report
Warning
Error
Fatal Error

As you hover over a square, text is displayed below the matrix to describe the connectivity violation and the reporting mode in force.

Right-Click Menu

The following commands are available from the right-click context menu:

All Off - set all entries in the matrix to No Report.
All Warning - set all entries in the matrix to Warning.
All Error - set all entries in the matrix to Error.
All Fatal - set all entries in the matrix to Fatal Error.
Default - set all entries in the matrix back to their default settings.

Additional Controls

Set To Installation Defaults - click to set all options to the installalation defaults.

Tips

Use the Project Options - Error Reporting tab to specify reporting levels associated with further electrical and drafting violations.
There may be points in the design that you know will be flagged as electrical violations that you do not want to be flagged. To suppress these, place a No ERC schematic design directive object at each point.