Working with the Signal Top Value Design Rule on a PCB in Altium Designer

This document is no longer available beyond version 21. Information can now be found here: Signal Top Value Rule for version 24

 

Rule category: Signal Integrity

Rule classification: Unary

Summary

This rule specifies the minimum voltage level that a signal can settle to in the high state (the top value).

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Signal Top Value rule.Default constraints for the Signal Top Value rule.

  • Minimum (Volts) - the value for the minimum permissible top value voltage.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application

Batch DRC and during Signal Integrity analysis.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.

软件的功能取决于您购买的Altium产品级别。您可以比较Altium Designer软件订阅的各个级别中包含的功能,以及通过Altium 365平台提供的应用程序所能实现的功能。

如果您在软件中找不到某个讨论过的功能,请联系Altium销售团队以获取更多信息。

Content