Altium NEXUS Documentation

Pin Mapper

Modified by Susan Riege on May 28, 2020

The Pin Mapper dialog

Summary

The Pin Mapper dialog allows you to create a link between an external pin file (such as one exported from FPGA or Microcontroller (MC) tools) with a schematic component then compare the pin signals between those two domains (FPGA and PCB).

For more information about FPGA Pin Mapping, click here.

Access

The dialog is accessed from the schematic editor by right-clicking on a placed component then choosing Pin Mapping from the context menu.

Options/Controls 

  • Part Selection - allows the pins that are listed in the mapping table to be filtered by the selected part. You also can check for parts that are not placed in the schematic and parts that are not synced with the external FPGA file (displays a red indicator as shown below). 

 

  • Component - if there are multiple component parts linked with the external file, use the controls to switch between options for this kind of component.
  • Image - displays the footprint preview; the selected pins are highlighted and pins can be displayed by groups using the Preview mode drop-down.
  • Preview mode - use the drop-down to select the desired preview mode. Choices include None, Bank Number, IO Pins, and Diff Pair Pins. The file name and path of the source FPGA/MC pin file is displayed below. Click  to browse to and select a pin file from a local drive. Only temporary Xilinx or Altera Pin files (*.csv) can be selected.
  • Schematic - lists the Pin Designator and Net Name. Use the arrow next to the right of each column header name to sort the column in ascending/descending order. Click  in the column header to access a drop-down to filter the column contents. The following solution options are displayed for each pin: 
    • (Synced) - pin net names are synchronized, no changes are required.
    •   (Update Pin File) - transfer net name from the schematic to the external FPGA pin file (which is updated). Net names from the Schematic will be copied to the Signal names in the FPGA pin file; the source csv pin file is rewritten.
    • (Update Schematic) – change the schematic net name to match the Signal name in the external FPGA pin file (schematic is updated). Net labels in Schematic will change to match the source FPGA Signal names.
    • (Ignore) – reject changes, no updates will be performed.
    • (Warning) – there is a non-critical difference in pin name matching between the schematic and the external (FPGA) file. If desired, select an update option (or Ignore) from the drop-down menu.
  • External - the Pin Table lists the source pin assignment. Pin assignment changes are displayed and can be and applied to the schematic component, or back.
  • Export - click to start the workflow with an FPGA pin file from the schematic side and generate an Altium Pin Report file.
  • Apply - click this button after choosing the appropriate action from the icon drop-down menu for each entry (row) in the table.

Right-click Menu

The grid tables include the following right-click menu commands:

  • Update All pins in Schematic - choose to update all pin names in the schematic.
  • Update All pins in Pin File -  choose to update all pin names in the pin file.
  • Ignore for All pins - choose to ignore for all pins.
  • Update Selected pins in Schematic - choose to update selected pin names in the schematic.
  • Update Selected pins in Pin File - choose to update selected pin names in the pin file.
  • Ignore for Selected pins - choose to ignore for selected pins.
  • Default for All pins - choose to use the default for all pins.
  • Default for Selected pins - choose to use the default for selected pins.

Tips

  • Swapping must be defined manually by importing changes from the FPGA pin file data.
  • Since the external pin file is linked to a component, a new component model (Pin Info) is created and shown in the Models list in the Component mode of the Properties panel. The panel's Models section also allows the pin info to removed or modified.
  • When the component has model Pin Info, additional pin parameters and options will available for that component in the Configure Pin Swapping dialog

 

Found an issue with this document? Highlight the area, then use Ctrl+Enter to report it.

联系我们

联系原厂或当地办公室

You are reporting an issue with the following selected text
and/or image within the active document:
Altium Designer 免费试用
Altium Designer Free Trial
我们开始吧!首先,您或者您的公司已经在使用Altium Designer了吗?

如果您有任何需求,请点击这里联系获取当地办公室销售代表联系方式。.
Copyright © 2019 Altium Limited

既然您在使用Altium Designer,为何仍需要试用?

如果您有任何需求,请点击这里联系获取当地办公室销售代表联系方式。.
Copyright © 2019 Altium Limited

好的,实际上您无需下载一个试用版本。

点击下方按钮下载最新版本的Altium Designer安装包

下载Altium Designer 安装包

如果您有任何需求,请点击这里联系获取当地办公室销售代表联系方式。.
Copyright © 2019 Altium Limited

填写下方表格,获取Altium Designer最新报价。

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。

如果您是Altium维保期内客户,您不需要下载试用版本。

如果您不是Altium维保客户,请填写下方表格免费试用。

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。

您为何想要试用Altium Designer?

如果您有任何需求,请点击这里联系获取当地办公室销售代表联系方式。.
Copyright © 2019 Altium Limited

那您来对地方了!请填写下方表格申请试用吧。

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。

Great News!

Valid students can get their very own 6-month Altium Designer Student License for FREE! Just fill out the form below to request your Student License today.

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。

好的,您可以下载免费的Altium Designer Viewer查看文档,有效期6个月。

请填写下方表格申请。

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。

好棒!创作是一件超酷的事情,我们可以为您提供完美的设计软件。

Upverter是一个社区导向的交流平台,专为您这样的创客量身定做。

点击这里看看吧!

如果您有任何需求,请点击这里联系获取当地办公室销售代表联系方式。.
Copyright © 2019 Altium Limited

好的,您可以下载免费的Altium Designer Viewer查看文档,有效期6个月。

请填写下方表格申请。

点击[获取免费试用],并同意我们的隐私政策。您会接收到来自Altium的资讯,并允许其改变您的通知首选项。