Working with the Undershoot - Falling Edge Design Rule on a PCB in Altium NEXUS

Created: March 18, 2022 | Updated: March 18, 2022

This document is no longer available beyond version 21. Information can now be found here: Undershoot - Falling Edge Rule for version 5

Contents

Summary
Constraints
How Duplicate Rule Contentions are Resolved
Rule Application

All Contents

Rule category: Signal Integrity

Rule classification: Unary

Summary

This rule specifies the maximum allowable undershoot (ringing above the base value) on the falling edge of the signal.

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Undershoot - Falling Edge rule.

Maximum (Volts) - the value for the maximum permissible undershoot on the falling edge of the signal.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application

Batch DRC and during Signal Integrity analysis.

Printer-friendly version

Found an issue with this document? Highlight the area, then use Ctrl+Enter to report it.