Project Compiler Violations Reference

This document is no longer available beyond version 21. Information can now be found here: Verifying Your Design Project for version 24

Applies to Altium Designer version: 21

When you connect two pins with a wire, you are drafting your design intentions, not creating an actual net. The net is not created until the project is compiled. As well as extracting details about the components and how they are connected, compiling also extracts detailed component and design parametric information. The compiled model of the project is referred to as the Unified Data Model.

In versions of the software prior to Altium Designer 20.0, the project had to be manually compiled to build the Unified Data Model. Since then, the design data model is incrementally updated after each user operation through dynamic compilation - creating what is referred to as the Dynamic Data Model (DDM). There is no manual compilation of the project involved, it is all done automatically.

The process of validating is integral to producing a valid netlist for a project. Connectivity awareness in your schematic diagram can be verified during compilation according to rules defined as part of the options for the design project - on the Error Reporting and Connection Matrix tabs respectively.

Validation of a project is performed using the Validate Project command - available for the active project from the main Project menu, or from the right-click context menu for a project from the Projects panel.

This area of the Altium Designer documentation provides a comprehensive reference describing each of the possible electrical and drafting violations that can exist in source documents when validating a project.

For a detailed overview of verifying your captured design, see Compiling and Verifying the Design.

Violations are grouped into the following categories:

Note

The features available depend on your level of Altium Designer Software Subscription.