使用电路仿真分析您的设计

Created: December 20, 2021 | Updated: December 20, 2021

Mixed-Signal Circuit Simulation

Circuit simulation allows the designer to explore their ideas before committing to manufacture. Concepts can be verified and the circuit can be tuned quickly and accurately. Circuit simulation also gives the designer the opportunity to perform measurements that may not be physically possible on the workbench. 

The Simulator is a true mixed-signal simulator, meaning that it can analyze circuits that include both analog and digital devices. The Simulator uses an enhanced version of the event-driven XSpice. It is fully SPICE3f5 compatible, as well as providing support for a range of PSpice® and LTSpice® device models.


Working with the Simulation Dashboard

The mixed-signal circuit simulator is configured and driven from the Simulation Dashboard.

The Dashboard provides:

  • Verification information - confirm that electrical rules checks are passed and all components have models. Missing models or simulation source issues are flagged, with links to help resolve them.
  • Preparation information - Simulation Sources and Probes are listed (click to jump to a source/probe), and additional Sources or Probes can be added.
  • Analysis Setup & Run - Quickly configure the required analysis type and the Output Expressions to be plotted, then run the simulation.
  • Results - Examine the previous analysis runs, double-click to re-open the waveform, or use the ellipsis menu to access other options.

As well as running a simulation from the Dashboard, you can also configure your circuit, generate a netlist and run a simulation from the Simulate menu.

Learn more about the out the Simulation Dashboard and Commands

Found an issue with this document? Highlight the area, then use Ctrl+Enter to report it.

联系我们

联系原厂或当地办公室

We're sorry to hear the article wasn't helpful to you.
Could you take a moment to tell us why?
200 characters remaining
You are reporting an issue with the following selected text
and/or image within the active document: