Working with the Hole To Hole Clearance Design Rule on a PCB in Altium Designer

Rule category: Manufacturing

Rule classification: Binary

Summary

This rule ensures checking of manufacturing compatibility of drilled holes. When enabled, it will flag any multiple vias / pads at the same location, or overlapping pad / via holes. There is also an option to determine whether stacked micro vias are allowed or not.

Constraints

Default constraints for the Hole To Hole Clearance rule.

• Allow Stacked Micro Vias - enable this option to allow micro vias to be stacked. 

• Hole To Hole Clearance - the value for the minimum permissible clearance between pad/via holes in the design.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expressions match the object(s) being checked.

Rule Application

Online DRC and Batch DRC.