Working with the Hole To Hole Clearance Design Rule on a PCB in Altium Designer

This document is no longer available beyond version 21. Information can now be found here: Hole To Hole Clearance Rule for version 24

 

Rule category: Manufacturing

Rule classification: Binary

Summary

This rule ensures checking of manufacturing compatibility of drilled holes. When enabled, it will flag any multiple vias / pads at the same location, or overlapping pad / via holes. There is also an option to determine whether stacked micro vias are allowed or not.

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Hole To Hole Clearance rule.Default constraints for the Hole To Hole Clearance rule.

  • Allow Stacked Micro Vias - enable this option to allow micro vias to be stacked. 
There are many advantages of using micro vias:
  • Such a via requires a much smaller pad, which helps to reduce the board size and weight.
  • They allow IC components to be more densely placed. This could result in the use of a smaller PCB, which would bring a welcome reduction in total board manufacturing costs.
  • They facilitate improved electrical performance, due to shorter pathways.
  • Hole To Hole Clearance - the value for the minimum permissible clearance between pad/via holes in the design.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expressions match the object(s) being checked.

Rule Application

Online DRC and Batch DRC.

If you find an issue, select the text/image and pressCtrl + Enterto send us your feedback.
참고

사용가능한 기능들은 Altium 제품 레벨에 따라 다릅니다. 논의하셨던 기능이 소프트웨어에 없다면, Altium 영업에 문의하셔서 자세한 내용을 확인해주세요.

콘텐츠