Altium Designer Documentation

Working with the Signal Top Value Design Rule on a PCB in Altium Designer

Created: 18.03.2022 | Updated: 18.03.2022

Rule category: Signal Integrity

Rule classification: Unary

Summary

This rule specifies the minimum voltage level that a signal can settle to in the high state (the top value).

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Signal Top Value rule.Default constraints for the Signal Top Value rule.

  • Minimum (Volts) - the value for the minimum permissible top value voltage.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application

Batch DRC and during Signal Integrity analysis.

Обнаружили проблему в этом документе? Выделите область и нажмите Ctrl+Enter, чтобы оповестить нас.

Связаться с нами

Связаться с нашими Представительствами напрямую

We're sorry to hear the article wasn't helpful to you.
Could you take a moment to tell us why?
200 characters remaining
Вы сообщаете о проблеме, связанной со следующим выделенным текстом
и/или изображением в активном документе: