Working with the Slope - Falling Edge Design Rule on a PCB in Altium Designer

Вы просматриваете версию 18.0. Для самой новой информации, перейдите на страницу Working with the Slope - Falling Edge Design Rule on a PCB in Altium Designer для версии 21
Applies to Altium Designer versions: 18.0, 18.1, 19.0, 19.1, 20.0, 20.1 and 20.2
 

Rule category: Signal Integrity

Rule classification: Unary

Summary

This rule specifies the maximum allowable slope time on the falling edge of the signal. Falling edge slope is the time it takes for a signal to fall from the threshold voltage (VT), to a valid low (VIL). Constraints.

All design rules are created and managed within the PCB Rules and Constraints Editor dialog. For a high-level view of working with the design rules system, see Defining, Scoping & Managing PCB Design Rules.

Constraints

Default constraints for the Slope - Falling Edge rule.Default constraints for the Slope - Falling Edge rule.

  • Maximum (seconds) - the value for the maximum permissible falling edge slope time.

How Duplicate Rule Contentions are Resolved

All rules are resolved by the priority setting. The system goes through the rules from highest to lowest priority and picks the first one whose scope expression matches the object(s) being checked.

Rule Application

Batch DRC and during Signal Integrity analysis.

Примечание

Доступные функциональные возможности зависят от вашего уровня Подписки на ПО Altium Designer.

Content